ENGLISH 简体中文 日本語 한국어  



   
 
请输入关键词或器件型号    



MAX105
双路、6位、800Msps ADC,带有片上宽带输入放大器


  快速浏览     技术文档     定购信息     更多信息     所有内容  
状态
状况:生产中。

概述
完整的数据资料 (PDF, 680kB)
英文 下载数据资料(PDF)下载
The MAX105 is a dual, 6-bit, analog-to-digital converter (ADC) designed to allow fast and precise digitizing of in-phase (I) and quadrature (Q) baseband signals. The MAX105 converts the analog signals of both I and Q components to digital outputs at 800Msps while achieving a signal-to-noise ratio (SNR) of typically 37dB with an input frequency of 200MHz, and an integral nonlinearity (INL) and differential nonlinearity (DNL) of ±0.25 LSB. The MAX105 analog input preamplifiers feature a 400MHz, -0.5dB, and a 1.5GHz, -3dB analog input bandwidth. Matching channel-to-channel performance is typically 0.04dB gain, 0.1 LSB offset, and 0.2 degrees phase. Dynamic performance is 36.4dB signal-to-noise plus distortion (SINAD) with a 200MHz analog input signal and a sampling speed of 800MHz. A fully differential comparator design and encoding circuits reduce out-of-sequence errors, and ensure excellent metastable performance of only one error per 1016 clock cycles.

In addition, the MAX105 provides LVDS digital outputs with an internal 6:12 demultiplexer that reduces the output data rate to one-half the sample clock rate. Data is output in two's complement format. The MAX105 operates from a +5V analog supply and the LVDS output ports operate at +3.3V. The data converter's typical power dissipation is 2.6W. The device is packaged in an 80-pin, TQFP package with exposed paddle, and is specified for the extended (-40° C to +85°C) temperature range. For a lower-speed, 400Msps version of the MAX105, please refer to the MAX107 data sheet.

现备有评估板:  MAX105EVKIT  

关键特性   应用/使用
  • Two Matched 6-Bit, 800Msps ADCs
  • Excellent Dynamic Performance
    • 36.4dB SINAD at fIN ≈ 200MHz and
    • fCLK ≈ 800MHz
  • Typical INL and DNL: ±0.25 LSB
  • Channel-to-Channel Phase Matching: ±0.2°
  • Channel-to-Channel Gain Matching: ±0.04dB
  • 6:12 Demultiplexer reduces the Data Rates to 400MHz
  • Low Error Rate: 1016 Metastable States at 800Msps
  • LVDS Digital Outputs in Two's Complement Format

 
  • 通信系统
  • 测试仪表
  • VSAT接收器
  • 无线局域网(WLAN)

    Key Specifications:  High-Speed ADCs (> 5Msps)
    Part Number Input Chan. Resolution
    (bits)
    Sample Rate
    (Msps)
    AC Specs
    (MHz)
    SFDR
    (dBc)
    ENOB
    (bits)
    SINAD
    (dB)
    SNR
    (dB)
    THD
    (dB)
    INL
    (±LSB)
    DNL
    (±LSB)
    Full Pwr. BW
    (MHz)
    ICC
    (mA)
    Data Bus Interface Smallest Available Pckg.
    (mm2)
    Price
    max ≥ @ fIN min min min min min typ max w/pins See Notes
    MAX105  2 6 800 200 45 5.8 36.4 37 -44.5 0.2 0.25 400 650
    µP/8
    Demuxed
    LVPECL
    196 $35.95 @1k
    查看所有High-Speed ADCs (> 5Msps) (77)

    图表
    MAX105:引脚配置
    引脚配置

    没有找到你需要的产品吗?
  • 应用工程师帮助选型,下个工作日回复
  • 参数搜索
  • 应用帮助
  •  快速浏览   技术文档   定购信息   更多信息  
     概述 
     关键特性 
     应用/使用 
     关键指标 
     图表 

     数据资料 
     应用笔记 
     设计指南 
     工程期刊 
     可靠性报告 
     软件/模型 
     评估板 

     价格与供货 
     样品 
     在线订购 
     封装信息 
     无铅信息 

     相关产品 
     注释、注解 
     评估板 

    参考文献: 19-2006; Rev. 0; 2001-05-30
    本页最后一次更新: 2009-11-09


            •         •         •     隐私权政策     •     法律声明

        © 2009 Maxim Integrated Products版权所有