ENGLISH 简体中文 日本語 한국어  

    Login | Register 


   
 
请输入关键词或器件型号    



MAX5270, MAX5270A, MAX5270B
八通道、13位、电压输出DAC,并行接口


  快速浏览     技术文档     定购信息     更多信息     所有内容  
状态
状况:生产中。

概述
完整的数据资料 (PDF, 264kB)
英文 下载数据资料(PDF)下载
The MAX5270 contains eight 13-bit, voltage-output digital-to-analog converters (DACs). On-chip precision output amplifiers provide the voltage outputs. The device operates from +12V/-12V supplies. Its output voltage swing ranges from 0V to +8.192V and is achieved with no external components. The MAX5270 has three pairs of differential reference inputs; two of these pairs are connected to two DACs each, and a third pair is connected to four DACs. The references are independently controlled, providing different full-scale output voltages to the respective DACs. The MAX5270 operates within the following voltage ranges: VDD = +11.4V to +12.6V, VSS = -11.4V to -12.6V, and VCC = +4.75V to +5.25V.

The MAX5270 features double-buffered interface logic with a 13-bit parallel data bus. Each DAC has an input latch and a DAC latch. Data in the DAC latch sets the output voltage. The eight input latches are addressed with three address lines. Data is loaded to the input latch with a single write instruction. An asynchronous load input (active-low LD) transfers data from the input latch to the DAC latch. The active-low LD input controls all DACs; therefore, all DACs can be updated simultaneously by asserting the LD-bar pin. An asynchronous active-low CLR input sets the output of all eight DACs to the respective DUTGND input of the op amp. Note that active-low CLR is a CMOS input, which is powered by VDD. All other logic inputs are TTL/CMOS compatible. The "A" grade of the MAX5270 has a maximum INL of ±2LSBs, while the "B" grade has a maximum INL of ±4LSBs. Both grades are available in 44-pin MQFP packages.

关键特性   应用/使用
  • Full 13-Bit Performance Without Adjustments
  • 8 DACs in a Single Package
  • Buffered Voltage Outputs
  • Voltage Swing Between 0V and 8.192V
  • 22µs Output Settling Time
  • Drives up to 10,000pF Capacitive Load
  • Low Output Glitch: 30mV
  • Low Power Consumption: 10mA (typ)
  • Small Package: 44-Pin MQFP
  • Double-Buffered Digital Inputs
  • Asynchronous Load Updates All DACs Simultaneously
  • Asynchronous CLR-bar Forces All DACs to DUTGND Potential

 

Key Specifications:  Precision DACs (12-16 Bits)
Part Number Resolution Bits Channels Output Type Reference INL
(±LSB)
Interface Supply Range
(V)
Supply Range
(V)
Oper. Temp.
(°C)
Price
max min max See Notes
MAX5270A  13 8 Voltage- Buffered Ext. 2 Parallel - Full Word 12.6 12.6
-40 to +85
0 to +70
-
MAX5270B  4 -
查看所有Precision DACs (12-16 Bits) (235)

图表
MAX5270、MAX5270A、MAX5270B:功能原理框图
功能原理框图

没有找到你需要的产品吗?
  • 应用工程师帮助选型,下个工作日回复
  • 参数搜索
  • 应用帮助
  •  快速浏览   技术文档   定购信息   更多信息  
     概述 
     关键特性 
     应用/使用 
     关键指标 
     图表 

     数据资料 
     应用笔记 
     设计指南 
     工程期刊 
     可靠性报告 
     软件/模型 
     评估板 

     价格与供货 
     样品 
     在线订购 
     封装信息 
     无铅信息 

     相关产品 
     注释、注解 
     评估板 

    参考文献: 19-1711; Rev. 1; 2001-12-18
    本页最后一次更新: 2008-09-17


            •         •         •     隐私权政策     •     法律声明

        © 2009 Maxim Integrated Products版权所有